RENESAS

HD74AC195 4-bit Parallel-Access Shift Register

REJ03D0260–0200Z (Previous ADE-205-380 (Z)) Rev.2.00 Jul.16.2004

Description

This shift register features parallel inputs, parallel outputs, $J-\overline{K}$ serial inputs, Shift/Load control input, and a direct overriding clear. This shift register can operate in two modes: Parallel load; Shift from Q_0 towards Q_3 .

Parallel loading is accomplished by applying the four bits of data, and taking the \overline{PE} Input low. The data is loaded into the associated flip-flops and appears at the outputs after the positive transition of the CP input. During parallel loading, serial data flow is inhibited. Serial shifting occurs synchronously when the \overline{PE} input is high. Serial data for this mode is entered at the J- \overline{K} inputs. These inputs allow the first stage to perform as a J- \overline{K} or toggle flip-flop as shown in the function table.

Features

- Shift Right and Parallel Load Capability
- $J-\overline{K}$ (D-Type) Inputs to First Stage
- Complement Output from Last Stage
- Asynchronous Master Reset
- Outputs Source/Sink 24 mA
- Ordering Information


Part Name	Package Type	Package Code	Package Abbreviation	Taping Abbreviation (Quantity)
HD74AC195FPEL	SOP-16 pin (JEITA)	FP-16DAV	FP	EL (2,000 pcs/reel)
HD74AC195RPEL	SOP-16 pin (JED <mark>EC</mark>)	FP-16DNV	RP	EL (2,500 pcs/reel)

Notes: 1. Please consult the sales office for the above package availability.

2. The packages with lead-free pins are distinguished from the conventional products by adding V at the end of the package code.



Pin Arrangement






Pin Names

СР	Clock Pulse Input (Active Rising Edge)
$\frac{D_0}{PE}$ to D_3	Parallel Data Inputs
PE	Parallel Enable Input
MR	Asynchronous Master Reset
J, \overline{K}	J- \overline{K} or D Type Serial Inputs
\mathbf{Q}_0 to \mathbf{Q}_3 , $\overline{\mathbf{Q}}_3$	Outputs

Timing Diagram



Mode Select-Function Table

mode Select-Function Table											
		Inputs				Outputs					
Operating Modes	MR	СР	PE	J	K	D _n	Q ₀	Q ₁	Q ₂	Q_3	\overline{Q}_3
Asynchronous Reset	L	Х	Х	X	Х	Х	L	L	L	L	Н
Shift, Set First Stage	H		Н	H	Н	Х	Н	q ₀	q ₁	q ₂	\overline{q}_2
Shift, Reset First Stage	H		Н	L	L	Х	L	q ₀	q ₁	q ₂	\overline{q}_2
Shift, Toggle First Stage	Н		Н	Н	L	Х	\overline{q}_0	q ₀	q ₁	q ₂	\overline{q}_2
Shift, Retain First Stage	Н		Н	L	Н	Х	q ₀	q ₀	q ₁	q ₂	\overline{q}_2
Parallel Load	H		Ľ	Х	Х	d _n	d ₀	d ₁	d ₂	d ₃	\overline{d}_3

H : HIGH Voltage Level


L : LOW Voltage Level

X : Immaterial

Lower case letters indicate the state of the referenced input (or output) one setup time prior to the LOW-to-HIGH transition.

 \int : LOW-to-HIGH clock transition.

Logic Diagram



Absolute Maximum Ratings

Item	Symbol	Ratings	Unit	Condition
Supply voltage	V _{cc}	-0.5 to 7	V	
DC input diode current	I _{IK}	-20	mA	$V_1 = -0.5V$
		20	mA	$V_1 = Vcc+0.5V$
DC input voltage	VI	-0.5 to Vcc+0.5	V	
DC output diode current	Пок	-50	mA	$V_0 = -0.5V$
		50	mA	$V_{O} = Vcc+0.5V$
DC output voltage	Vo	-0.5 to Vcc+0.5	V	
DC output source or sink current	I _o	±50	mA	
DC V _{cc} or ground current per output pin I _{cc} , I _{GND}		±50	mA	
Storage temperature	Tstg	-65 to +150	°C	

Recommended Operating Conditions

Item	Symbol	Ratings	Unit	Condition
Supply voltage	V _{cc}	2 to 6	V	
Input and output voltage	V _I , V _O	0 to V _{cc}	V	
Operating temperature	Та	-40 to +85	°C	
Input rise and fall time	tr, tf	8	ns/V	$V_{\rm CC} = 3.0 V$
(except Schmitt inputs)				V _{cc} = 4.5 V
$V_{\rm IN}$ 30% to 70% $V_{\rm CC}$				V _{CC} = 5.5 V

DC Characteristics

ltem	Sym- bol	Vcc (V)	1	Ta = 25°C		Ta = 25°C		+85°C								Unit	Condition
			min.	typ.	max.	min.	max.										
Input Voltage	V _{IH}	3.0	2.1	1.5	—	2.1	—	V	$V_{OUT} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V}$								
		4.5	3.15	2.25	—	3.15	—										
		5.5	3.85	2.75	_	3.85	_										
	V _{IL}	3.0	—	1.50	0.9	—	0.9		$V_{OUT} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V}$								
		4.5	—	2.25	1.35	—	1.35										
		5.5	—	2.75	1.65	—	1.65										
Output voltage	V _{OH}	3.0	2.9	2.99	—	2.9	—	V	$V_{IN} = V_{IL} \text{ or } V_{IH}$								
		4.5	4.4	4.49	—	4.4	—		I _{OUT} = -50 μA								
		5.5	5.4	5.49	—	5.4	—										
		3.0	2.58	—	—	2.48	—		$V_{IN} = V_{IL} \text{ or } V_{IH}$ $I_{OH} = -12 \text{ mA}$								
		4.5	3.94	_	_	3.80	_		I _{он} = –24 mА								
		5.5	4.94	_	_	4.80	_		I _{он} = –24 mА								
	V _{OL}	3.0	—	0.002	0.1	—	0.1		$V_{IN} = V_{IL} \text{ or } V_{IH}$								
		4.5	—	0.001	0.1	—	0.1		I _{ουτ} = 50 μA								
		5.5	—	0.001	0.1	—	0.1										
		3.0	—	—	0.32	—	0.37		$V_{IN} = V_{IL} \text{ or } V_{IH}$ $I_{OL} = 12 \text{ mA}$								
		4.5	—	—	0.32	-	0.37		I _{oL} = 24 mA								
		5.5	—	_	0.32		0.37		I _{OL} = 24 mA								
Input leakage current	I _{IN}	5.5	—	—	±0.1		±1.0	μA	V _{IN} = V _{cc} or GND								
Dynamic output	I _{OLD}	5.5	—		-	86		mA	V _{OLD} = 1.1 V								
current*	I _{OHD}	5.5	—	—		-75		mA	V _{OHD} = 3.85 V								
Quiescent supply current	I _{cc}	5.5	—	5	8.0	-0	80	μA	$V_{IN} = V_{CC}$ or ground								

*Maximum test duration 2.0 ms, one output loaded at a time.

AC Characteristics

	Ó		Ta = +25°C C _L = 50 pF			C to +85°C 50 pF		
Item	Symbol	V _{cc} (V)* ¹	Min	Тур	Max	Min	Max	Unit
Maximum clock	f _{max}	3.3	75	—	—	65	—	MHz
frequency		5.0	100	—	—	85	—	
Propagation delay	t _{PLH}	3.3	1.0	9.0	13.0	1.0	15.0	ns
CP to Q_n or \overline{Q}_3		5.0	1.0	5.5	10.0	1.0	11.5	
Propagation delay	t _{PHL}	3.3	1.0	9.0	13.0	1.0	15.0	ns
CP to Q_n or \overline{Q}_2		5.0	1.0	6.5	10.0	1.0	11.5	
Propagation delay	t _{PLH}	3.3	1.0	7.5	10.5	1.0	12.0	ns
\overline{MR} to \overline{Q}_2		5.0	1.0	5.5	8.0	1.0	9.5	
Propagaion delay	t _{PHL}	3.3	1.0	6.0	9.0	1.0	10.5	ns
\overline{MR} to \overline{Q}_{n}		5.0	1.0	5.0	7.0	1.0	8.0	

Note: 1. Voltage Range 3.3 is $3.3 \text{ V} \pm 0.3 \text{ V}$

Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC Operating Requirements

			Ta = +25°C C _L = 50 pF		Ta = -40°C to +85°C C _L = 50 pF	
ltem	Symbol	V _{cc} (V)* ¹	Тур	Guarantee	d Minimum	Unit
Setup time, HIGH or LOW	t _{su}	3.3	3.0	5.5	7.0	ns
J, \overline{K} or \overline{D}_n to CP		5.0	2.0	4.0	5.0	
Hold time, HIGH or LOW	t _h	3.3	-0.5	2.0	3.5	ns
J, \overline{K} or \overline{D}_n to CP		5.0	0.5	1.5	2.0	
Setup time, HIGH or LOW	t _{su}	3.3	3.5	5.0	7.0	ns
PE to CP		5.0	2.5	4.0	5.0	
Hold time, HIGH or LOW	t _h	3.3	-2.0	0.0	0.0	ns
PE to CP		5.0	-1.5	0.0	0.0	
Recovery time	t _{rec}	3.3	-1.5	0.5	0.5	ns
MR to CP		5.0	-1.0	0.5	0.5	
Pulse width	t _w	3.3	-3.0	5.5	7.0	ns
		5.0	-3.0	4.5	5.0]


Note: 1. Voltage Range 3.3 is $3.3 V \pm 0.3 V$ Voltage Range 5.0 is $5.0 V \pm 0.5 V$

Capacitance

ltem	Symbol	Тур 🚽	Unit		Condition
Input capacitance	C _{IN}	4.5	pF	V _{cc} = 5.5 V	
Power dissipation capacitance	C _{PD}	125	pF	V _{cc} = 5.0 V	
			96		

Rev.2.00, Jul.16.2004, page 6 of 7

Package Dimensions





Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!
1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

- Notes regarding these materials 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party. 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials. 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

- therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
 The information described here may contain technical inaccuracies or typographical errors.
 Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
 Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).
 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use. use.
- use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.

ENESAS

http://www.renesas.com

RENESAS SALES OFFICES Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited. Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

Renesas Technology Europe GmbH Dornacher Str. 3, D-85622 Feldkirchen, Germany Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd. 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2375-6836

Renesas Technology Taiwan Co., Ltd. FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. 26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd. 1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001